				,			
FORM PTO-892 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			Serial No.	GROUP ART UNIT	ATTACHMENT TO PAPER	23	
NOTICE OF REFERENCES			06/848,017	2152	NUMBER		
CITED							
APPLICANT(S)							
			Hyatt				
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.)							
A		Beelitz et al. "System architecture for large-scale integration", 1967, pages 185-200,					
		By RCA Laboratories, Princeton, New Jersey.					
В		Hyatt, "Universal Control Logic for Photoelectric Punched Tape Readers					
		Part I – Functional Description", 1968, pages 56-57 and 59, Computer Design.					
С		Hyatt, "Universal Control Logic for Photoelectric Punched Tape Readers					
^	Part II – Sequential Logical Design", 1968, pages 68-75, Computer Design.						
D	Hughes et	Hughes et al. "L.S.I. in telephone exchange peripheral units", 1969, pages 33-34,					
	IEEE.						
E	"MOS: th	"MOS: the thrust is economy, complexity and volume. TI has the capability-across the board",					
	1971, page 34, Electronic Design.						
F	" 'CPU or	" 'CPU on a Chip' Goes Public", 1971, page 17, EDN.					
G	Intel, "4-b	Intel, "4-bit Cental Processor Unit", 10/1/1970, pages 1-2, Intel.					
1 1							
Н	H "Cenral processor made on single MOS chip", 1970, page 30, Electronic Design 22.						
1	Atley, "LS	Atley, "LSI poses dilemma", 1970, pages 44-52, Electronic Design 3.					
J	Intel, "400	Intel, "4004 SINGLE CHIP 4-BIT P-CHANNEL MICROPROCESSOR", undated.					
	Pages 8-15 to 8-23, Intel.						
K	Vadasz, "	Vadasz, "Desk Calculator Chips for ETI", 04/22/1970, pages 1-9, Intel.					
L	Noyce et a	Noyce et al. "Provisional Agreement", 04/28/1969, pages 1-3, Intel.					
	1 + 1 .	Tr. 1: 41					
M	Kashiwaza	Kashiwazaki, "Invoice Letter of Sale", June, 20, 1970. pages 1-3.					
EXAMIN							
	NEK .					l	

* A copy of this reference is not being furnished with this office action. See Manual of Patent Examining Procedure, section 707.05(a).) Form 892BMR2107

09/28/2001

Robert B. Harrell